



Response-Time Analysis for Task Chains in Communicating Threads (RTAS'16)

Johannes Schlatow, Rolf Ernst

Technische


April 14th, 2016

Introduction

- growing variety and complexity (e.g. automotive domain)
- object-oriented and component-based design for reusability and separation (e.g. AUTOSAR)
- → interfaces with procedure call semantics (same core) (e.g. microkernel-based systems)



© automotiveIT.com






Motivational example

Two ADAS functions implemented by multiple software components:

Parking assistant (P),
 trajectory calculation (T),
 object recognition (O1)

Lane detection (L),
 object recognition & object masking (O2),
 steering (S)



How can we verify latency requirements of P and L?




Modelling communicating threads for timing analysis

Threads

- sequence of instructions and communication
- scheduled by the OS (here: static priority)
- → precedence constraints (dependencies) between thread segments

Tasks

- activated by preceding task (or external stimulus)
- communicate at completion
- activations can queue up
- execute on the thread's priority







Observations

1. Task graph obfuscates procedure call (synchronous) semantics.

- Caller is blocked until the callee returns
- →non-overlapping execution of task chains
- >predecessors cannot interfere with dependent tasks (pessimistic results)

Example:








Observations

1. Task graph obfuscates procedure call (synchronous) semantics.

- caller is blocked until the callee returns
- →non-overlapping execution of task chains
- >predecessors cannot interfere with dependent tasks (pessimistic results)

2. Task chains have non-monotonic priorities.

- in contrast to: descending priority assignment
- → task-chain latency = response time of last task





Observations

1. Task graph obfuscates procedure call (synchronous) semantics.

- caller is blocked until the callee returns
- →non-overlapping execution of task chains
- >predecessors cannot interfere with dependent tasks (pessimistic results)

2. Task chains have non-monotonic priorities.

- in contrast to: descending priority assignment
- → task-chain latency = response time of last task

Wanted:

Worst-case latency analysis for task chains on the same resource that...

- considers the procedure call semantics of the thread communication
- can deal with non-monotonic, i.e. <u>arbitrary priority assignments</u>.



Outline

- Motivation
- Analysis approach and system model
- Response-time analysis for synchronous task chains
- Application to asynchronous task chains
- Related work
- Experimental evaluation
- Conclusion



Analysis approach – preliminary work


Analysis flow of Compositional Performance Analysis (CPA)

- event model interface $\eta^{+/-}(\Delta t)$: max/min number of activations between any time window Δt
- **local scheduling analysis** based on busy-window technique: Calculates amount of time a resource is busy processing *q* events of task *i*.

• e.g.:
$$B_i(q) = q \cdot C_i^+ + \sum_{j \in I_i} \eta_j^+ (B_i(q)) \cdot C_j^+$$

core execution time

- event model propagation:
 Derives new event models based on local scheduling analysis results.
- repeated until convergence
- path latency: <u>sum of WCRTs</u>






Analysis approach – modification

Problem: Interference accounted multiple times within a task chain.

Can be limited dependent on the semantics of the task chain.

Idea: busy-window analysis for entire task chains

→ q-event task-chain busy window



- → improvement of local scheduling analysis
- → applied but not limited to CPA



System Model

Assumptions

- static-priority preemptive (SPP) scheduling on processing resource
- task chains do not cross resource boundaries
- tasks within the chain have exactly one incoming and outgoing edge
- same communication semantics for entire resource (easily extensible)
- arbitrary priorities

Terminology

- lacksquare a task chain i consists of a **sequence of tasks** $(\tau_{i1}, \tau_{i2}, \dots, \tau_{in_i})$
- synchronous task chain = non-overlapping execution
- asynchronous task chain = overlapping execution possible
- best-case/worst-case execution time for each job of τ_{ik} : C_{ik}^-/C_{ik}^+




Response time analysis for synchronous task chains


Intra-chain interference

no overlapping execution

Inter-chain interference

stalling and deferred activations:








Response time analysis for synchronous task chains


Intra-chain interference

no overlapping execution

Inter-chain interference

stalling and deferred activations:







Task-chain busy window for synchronous task chains

Q-event task-chain busy window:

- self interference bounded by q
- considers every (non-deferred)
 task on a higher priority than
 any task in the chain: I_{ii}
- single-time blocking limited to the critical deferred segment S_{ij}

mutual-exclusive
deferred segments

->H
H
->

chain i

chain j

busy-window for task chain i:

 $B_i(q) = q \sum_{k} C^+_{ik} + \\$ inter-chain interference $\sum_{j \neq i} \left(\sum_{j \in I_{ij}} \eta^+_j(B_i(q)) \cdot C^+_{jk} + \sum_{k \in S_{ij}} C^+_{jk} \right)$

normal interference (bounded by η_a^+)

deferred segment

self interference

(bounded by q)



Task-chain busy window for synchronous task chains

Q-event task-chain busy window:

- self interference bounded by q
- considers every (non-deferred)
 task on a higher priority than
 any task in the chain: I_{ii}

deferred segments

->H

H
-->

mutual-exclusive

single-time bl critical deferr Can this be applied to asynchronous chains?

busy-window for task chain ι :

$$B_i(q) = q \sum_k C_{ik}^+ +$$
 self interference (bounded by q)

inter-chain interference

$$\sum_{j\neq i} \left(\sum_{j\in I_{ij}} \eta_j^+(B_i(q)) \cdot C_{jk}^+ + \sum_{k\in S_{ij}} C_{jk}^+ \right)$$

normal interference (bounded by η_a^+)

deferred segment


hain j



Application to asynchronous task chains

Q-event task-chain busy window for asynchronous task chains:

- additional self-interference
- deferred tasks D_{ij} = tasks dependent on a stalled task
- → single-time blockers



inter-chain interference

$$B_{i}(q) = \begin{bmatrix} \eta_{i}^{+}(B_{i}(q)) \\ \lambda \end{bmatrix} \sum_{k} C_{ik}^{+} + \begin{cases} \text{self interference} \\ \text{(bounded by } \eta_{b}^{+} \end{cases}$$

$$\sum_{j \neq i} \left(\sum_{j \in I_{ij}} \eta_{j}^{+}(B_{i}(q)) \cdot C_{jk}^{+} + \sum_{k \in D_{ij}} C_{jk}^{+} \right)$$
deferred tasks normal interference

normal interference (bounded by $oldsymbol{\eta}_a^+$)

(bounded by 1, proof in the paper)



Outline

- Motivation
- Analysis approach and system model
- Response-time analysis for synchronous task chains
- Application to asynchronous task chains
- Related work
- Experimental evaluation
- Conclusion



Related work

Context-aware analysis extensions (distributed systems)

- offset-based analyses [Palencia et al. 1999, Redell 2003, Henia et al. 2006]
- pay bursts only once [Schliecker et al. 2009]
- limiting event streams [Kollmann et al. 2010, 2011]

Refinement of task models

classification and schedulability analysis [Stigge 2014]

no exploitation of (synchronous) communication semantics in chains on a single resource




Experimental evaluation

Implementation

- extension module for pyCPA
- requires small modification of pyCPA core (limit propagation)

Experiments

- synthetic experiments
 - conventional pyCPA (sum of tasks' WCRTs)
 - task-chain busy window
- automotive use case (park assist + lane detection)
 - conventional pyCPA (sum of tasks' WCRTs)
 - task-chain busy window
 - MAST (offset-based analysis with precedence relations)





Synthetic experiments – Setup

Comparison of conventional pyCPA with our extension for task chains.

- task set of six tasks with fixed WCET/BCET
- three different compositions into two chains (a & b)


a
$$\eta_a \rightarrow \tau_{a0} \rightarrow \tau_{a1} \rightarrow \tau_{a2}$$
 $\eta_a \rightarrow \tau_{a0} \rightarrow \tau_{a1} \rightarrow \tau_{a2} \rightarrow \tau_{a3}$ $\eta_a \rightarrow \tau_{a0} \rightarrow \tau_{a1} \rightarrow \tau_{a2} \rightarrow \tau_{a3} \rightarrow \tau_{a4}$
b $\eta_b \rightarrow \tau_{b0} \rightarrow \tau_{b1} \rightarrow \tau_{b2}$ $\eta_b \rightarrow \tau_{b0} \rightarrow \tau_{b1}$ $\eta_b \rightarrow \tau_{b0}$

3:3 4:2 5:1


- utilisation: $U_{3:3} = 0.97 \mid U_{4:2} = 0.82 \mid U_{5:1} = 0.78$
- distinct task priorities
- ran analysis for all possible priority permutations in each composition
- compared resulting WCRTs of both task chains



Synthetic experiments – Synchronous



relative latency improvement:



median improvement:


3:3) a: 0.18 | b: 0.19

4:2) a: 0.13 | b: 0.29

5:1) a: 0.13 | b: 0.6



Synthetic experiments – Asynchronous



smaller improvement due to self-interference

median improvement:

3:3) a: 0.35 | b: 0.29

4:2) a: 0.17 | b: 0.33

5:1) a: 0.13 | b: 0.6



Automotive use case

Parking assistant and lane detection (introductory example):

Task chain P

period 200ms, jitter 5ms, core execution time 70ms

Task chain L

period 100ms, jitter 5ms, core execution time 50ms

U=0.85

Objective: Find a feasible **thread priority** assignment under given **latency constraint** for both task chains (150ms).

→ analyse **5040 priority assignments**



Automotive use case – Results summary

Conventional CPA:

- analysed 5040 priority assignments in about 8h (single core desktop)
- no convergence for all but 6 cases
- latency results between 4949 and 8613ms (P), 1017 and 2322ms (L)
- → deemed **not feasible**

MAST:


- analysis took 34 seconds, results for all 5040 priority assignments
- 11 assignments feasible (below the required maximum latency)

Task-chain busy window:

- analysis took 22 seconds, converged for all 5040 priority assignments
- 2880 assignments feasible (below the required maximum latency)



Automotive use case – Detailed latency results





Summary & Conclusion

- Task chains resulting from communicating threads imply certain semantics.
- Improved local scheduling analysis for SPP-scheduled task chains.
- Improved coverage (# analysable systems).
- Much tighter (and realistic!) WCRT results.
- Reduced analysis run-time (from hours to seconds).
- Enables (in-field) design-space exploration.
- Enhances **applicability** of response-time analysis for existing software implementations (e.g. RTE, 3rd-party software stacks, libraries).

Thank you for your attention. Questions?



References

- [Diemer et al. 2012] J. Diemer, P. Axer, and R. Ernst, "Compositional Performance Analysis in Python with pyCPA," in 3rd International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS), July 2012.
- [Henia et al. 2006] R. Henia and R. Ernst, "Improved offset-analysis using multiple timing-references," in Proceeding Design Automation and Test in Europe, March 2006.
- [Kollmann et al. 2010] Kollmann, Steffen, Victor Pollex, Kilian Kempf, and Frank Slomka. "A Scalable Approach for the Description of Dependencies in Hard Real-Time Systems." In Leveraging Applications of Formal Methods, Verification, and Validation, Oct 2010
- [Kollmann et al. 2011] Kollmann, Steffen, Victor Pollex, and Frank Slomka. "Reducing Response Times by Competition Based Dependencies." In Methoden Und Beschreibungssprachen Zur Modellierung Und Verifikation von Schaltungen Und Systemen (MBMV), Oldenburg, Germany, February 2011.
- [Perathoner 2011] S. Perathoner, "Modular performance analysis of embedded real-time systems: improving modeling scope and accuracy," Ph.D. dissertation, ETH Zurich, 2011.
- [Palencia et al. 1999] J. C. Palencia and M. G. Harbour, "Exploiting precedence relations in the schedulability analysis of distributed real-time systems," in Real-Time Systems Symposium, 1999. Proceedings. The 20th IEEE, 1999, pp. 328–339.
- [Redell 2003] O. Redell, "Response Time Analysis for Implementation of Distributed Control Systems", Doctoral Thesis, TRITA-MMK 2003:17, ISSN 1400-1179, ISRN KTH/MMK/R--03/17--SE, 2003
- [Schliecker et al. 2009] S. Schliecker and R. Ernst, "A recursive approach to end-to-end path latency computation in heterogeneous multiprocessor systems," in Proc. 7th International Conference on Hardware Software Codesign and System Synthesis (CODES-ISSS). Grenoble, France: ACM, oct 2009.
- [Stigge 2014] M. Stigge "Real-time workload models: Expressiveness vs. analysis efficiency", Ph.D. dissertation, Uppsala University, 2014.

