Technische
            Universität Braunschweig
  • Homepage
  • Team
  • Research
    • Group Ernst
    • Group Jukan
    • Group Michalik
    • Group Prevelakis
    • TUBS.digital
  • Teaching
    • Exams
    • Courses
    • Student research
    • Seminar topics
    • International Internships
  • Job offers
    • DE
    • EN
Logo Institut für Datentechnik und Kommunikationsnetze der TU Braunschweig
  • COMPOSE
    • Overview
    • People at IDA
    • Student Projects
    • Related Publications

COMPOSE


Overview

Heterogeneous Applications and Many-Core Systems

Future computer architectures are likely to have tens to hundreds of processor cores, running different application classes in parallel. There will be “classical” independent processes, tightly coupled parallel applications and stream applications, all of which have different service requirements. These applications compete for shared ressources such as on-chip memories and communication infrastructure.

In this project, we look at techniques to combine these heterogeneous requirements and make such architectures predictable. Examples are partitioning of on-chip memories, quality of service for the network-on-chip, and mechanisms for flexible yet efficient data transfers, just to name a few.

People at IDA

  • Jonas Diemer

Student Projects

No Job vacancies at this time

Related Publications

The listed material is protected by copyright. The corresponding copyright must be observed.


Jonas Diemer, Rolf Ernst and Michael Kauschke, "Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip" in Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC 2010), Januar 2010.

Show bibtex code: Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip Call website/url: http://dx.doi.org/10.1109/ASPDAC.2010.5419828

@inproceedings{DEK10:EfficThrouLatenNetwo,

author = {Jonas Diemer and Rolf Ernst and Michael Kauschke},
booktitle = {Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC 2010)},
month = jan,
title = {{Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip}},
url = {http://dx.doi.org/10.1109/ASPDAC.2010.5419828},
year = {2010}

}

Jonas Diemer and Rolf Ernst, "Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks" in Proceedings of the 4th ACM/IEEE International Symposium on Networks-on-Chip (NOCS'10), Mai 2010.

Show bibtex code: {Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks} Call website/url: http://dx.doi.org/10.1109/NOCS.2010.38

@inproceedings{DE10:SuctiServiGuaraLaten,

author = {Jonas Diemer and Rolf Ernst},
booktitle = {Proceedings of the 4th ACM/IEEE International Symposium on Networks-on-Chip (NOCS\'10)},
month = may,
title = {{{Back Suction: Service Guarantees for Latency-Sensitive On-Chip Networks}}},
url = {http://dx.doi.org/10.1109/NOCS.2010.38},
year = {2010}

}

Rolf Ernst and Jonas Diemer, "Mehrprozessor-Computersystem", April 2009. Patentschrift, DE 10 2009 016 742 B4.

Show bibtex code: Mehrprozessor-Computersystem Call website/url: http://depatisnet.dpma.de/DepatisNet/depatisnet?action=bibdat&docid=DE102009016742B4

@misc{EX09:Mehrp,

author = {Rolf Ernst and Jonas Diemer},
howpublished = {Patentschrift},
month = apr,
note = {DE 10 2009 016 742 B4},
title = {{Mehrprozessor-Computersystem}},
url = {http://depatisnet.dpma.de/DepatisNet/depatisnet?action=bibdat&docid=DE102009016742B4},
year = {2009}

}

Jonas Diemer and Rolf Ernst, "A Link Arbitration Scheme for Quality of Service in a Latency-Optimized Network-on-Chip" in Proceedings of the conference on Design, Automation and Test in Europe (DATE), April 2009.

Show bibtex code: A Link Arbitration Scheme for Quality of Service in a Latency-Optimized Network-on-Chip Display/download pdf-file: Die09_ArbitSchemQualiServi.pdf

@inproceedings{Die09:ArbitSchemQualiServi,

author = {Jonas Diemer and Rolf Ernst},
booktitle = {Proceedings of the conference on Design, Automation and Test in Europe (DATE)},
month = apr,
title = {{A Link Arbitration Scheme for Quality of Service in a Latency-Optimized Network-on-Chip}},
year = {2009}

}

Contact

Institute of Computer and Network Engineering
Hans-Sommer-Street 66
38106 Braunschweig
Phone: +49 (0)531 391-3734
Fax: +49 (0)531 391-4587

Office hours:

Mon: 
10:15-11:30 and 14:00-15:00
Tue:   
10:15-11:30 and 14:00-15:00
Wed:   
14:00-15:00
Thu: 
10:15-11:30 and 14:00-15:00
Fri:
10:15-11:30 and 14:00-15:00
© Technische Universität Braunschweig
Legal notice / disclaimer Data Privacy Policy